Login / Signup
Matthieu Tuna
Publication Activity (10 Years)
Years Active: 2004-2014
Publications (10 Years): 0
Top Topics
Deontic Logic
Command And Control
Routing Algorithm
Fpga Hardware
Top Venues
RSP
ARC
FCCM
FPGA
</>
Publications
</>
Qingshan Tang
,
Habib Mehrez
,
Matthieu Tuna
Multi-FPGA prototyping board issue: the FPGA I/O bottleneck.
ICSAMOS
(2014)
Qingshan Tang
,
Matthieu Tuna
,
Habib Mehrez
Future inter-FPGA communication architecture for multi-FPGA based prototyping (abstract only).
FPGA
(2014)
Qingshan Tang
,
Matthieu Tuna
,
Habib Mehrez
Performance Comparison between Multi-FPGA Prototyping Platforms: Hardwired Off-the-Shelf, Cabling, and Custom.
FCCM
(2014)
Qingshan Tang
,
Matthieu Tuna
,
Habib Mehrez
Routing algorithm for multi-FPGA based systems using multi-point physical tracks.
RSP
(2013)
Qingshan Tang
,
Matthieu Tuna
,
Zied Marrakchi
,
Habib Mehrez
Automatic Design Flow for Creating a Custom Multi-FPGA Board Netlist.
ARC
(2013)
Qingshan Tang
,
Habib Mehrez
,
Matthieu Tuna
Design for prototyping of a parameterizable cluster-based Multi-Core System-on-Chip on a multi-FPGA board.
RSP
(2012)
Alp Kiliç
,
Zied Marrakchi
,
Matthieu Tuna
,
Habib Mehrez
A logic sharing synthesis tool for mutually exclusive applications.
DTIS
(2012)
Matthieu Tuna
,
Mounir Benabdenbi
,
Alain Greiner
At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester.
VTS
(2007)
M. Diaby
,
Matthieu Tuna
,
Jean Lou Desbarbieux
,
Franck Wajsbürt
High Level Synthesis Methodology from C to FPGA Used for a Network Protocol Communication.
IEEE International Workshop on Rapid System Prototyping
(2004)
Mounir Benabdenbi
,
Alain Greiner
,
François Pêcheux
,
Emmanuel Viaud
,
Matthieu Tuna
STEPS: Experimenting a New Software-Based Strategy for Testing SoCs Containing P1500-Compliant IP Cores.
DATE
(2004)