Login / Signup
High Level Synthesis Methodology from C to FPGA Used for a Network Protocol Communication.
M. Diaby
Matthieu Tuna
Jean Lou Desbarbieux
Franck Wajsbürt
Published in:
IEEE International Workshop on Rapid System Prototyping (2004)
Keyphrases
</>
high level synthesis
parallel architecture
data acquisition
real time
hardware implementation
low cost
design space exploration
communication networks
hardware design
communication protocol
computer vision
dynamic programming
parallel processing
real time image processing