Login / Signup
Li-Hsun Chen
Publication Activity (10 Years)
Years Active: 2000-2007
Publications (10 Years): 0
</>
Publications
</>
Oscal T.-C. Chen
,
Li-Hsun Chen
,
N.-W. Lin
,
Chih-Chang Chen
Application-Specific Data Path for Highly Efficient Computation of Multistandard Video Codecs.
IEEE Trans. Circuits Syst. Video Technol.
17 (1) (2007)
Oscal T.-C. Chen
,
Li-Hsun Chen
A Hardware-Efficient Programmable FIR Processor Using Input-Data and Tap Folding.
EURASIP J. Adv. Signal Process.
2007 (2007)
Li-Hsun Chen
,
Oscal T.-C. Chen
A Low-Power Folded Programmable FIR Architecture.
SiPS
(2006)
Li-Hsun Chen
,
Oscal T.-C. Chen
A hardware-efficient FIR architecture with input-data and tap folding.
ISCAS (1)
(2005)
Li-Hsun Chen
,
Oscal T.-C. Chen
,
Teng-Yi Wang
,
Yung-Cheng Ma
A multiplication-accumulation computation unit with optimized compressors and minimized switching activities.
ISCAS (6)
(2005)
Li-Hsun Chen
,
Oscal T.-C. Chen
,
Teng-Yi Wang
,
Chi-Lung Wang
An adaptive DSP processor for high-efficiency computing MPEG-4 video encoder.
ISCAS (2)
(2004)
Li-Hsun Chen
,
Oscal T.-C. Chen
,
Ruey-Ling Ma
A high-efficiency reconfigurable digital signal processor for multimedia computing.
ISCAS (2)
(2003)
Li-Hsun Chen
,
Wei-Lung Liu
,
Oscal T.-C. Chen
,
Ruey-Liang Ma
A reconfigurable digital signal processor architecture for high-efficiency MPEG-4 video encoding.
ICME (2)
(2002)
Li-Hsun Chen
,
Oscal T.-C. Chen
A low-complexity and high-speed Booth-algorithm FIR architecture.
ISCAS (4)
(2001)
Li-Hsun Chen
,
Wei-Lung Liu
,
Oscal T.-C. Chen
Determination of radix numbers of the Booth algorithm for the optimized programmable FIR architecture.
ISCAS
(2000)