Login / Signup
J. Kanyandekwe
Publication Activity (10 Years)
Years Active: 2022-2022
Publications (10 Years): 1
Top Topics
Design Methodology
Room Temperature
Thin Film
Top Venues
VLSI Technology and Circuits
</>
Publications
</>
Tadeu Mota Frutuoso
,
Xavier Garros
,
Perrine Batude
,
Laurent Brunet
,
Joris Lacord
,
B. Sklenard
,
V. Lapras
,
Claire Fenouillet-Béranger
,
M. Ribotta
,
A. Magalhaes-Lucas
,
J. Kanyandekwe
,
R. Kies
,
G. Romano
,
Edoardo Catapano
,
Mikaël Cassé
,
Jose Lugo-Alvarez
,
P. Ferrari
,
Fred Gaillard
Methodology for Active Junction Profile Extraction in thin film FD-SOI Enabling performance driver identification in 500°C devices for 3D sequential integration.
VLSI Technology and Circuits
(2022)