Login / Signup
Ilhan Hatirnaz
Publication Activity (10 Years)
Years Active: 1999-2007
Publications (10 Years): 0
</>
Publications
</>
Ilhan Hatirnaz
,
Stéphane Badel
,
Nuria Pazos
,
Yusuf Leblebici
,
Srinivasan Murali
,
David Atienza
,
Giovanni De Micheli
Early wire characterization for predictable network-on-chip global interconnects.
SLIP
(2007)
Stéphane Badel
,
Ilhan Hatirnaz
,
Yusuf Leblebici
,
Elizabeth J. Brauer
Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells.
VLSI-SoC
(2006)
Elizabeth J. Brauer
,
Ilhan Hatirnaz
,
Stéphane Badel
,
Yusuf Leblebici
Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design.
ISCAS
(2006)
Ilhan Hatirnaz
,
Yusuf Leblebici
Modelling and implementation of twisted differential on-chip interconnects for crosstalk noise reduction.
ISCAS (5)
(2004)
Ilhan Hatirnaz
,
Yusuf Leblebici
Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation.
SoC
(2003)
Turan Demirci
,
Ilhan Hatirnaz
,
Yusuf Leblebici
Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity.
ISCAS (5)
(2003)
Ilhan Hatirnaz
,
Frank K. Gürkaynak
,
Yusuf Leblebici
A Modular and Scalable Architecture for the Realization of High-speed Programmable Rank Order Filters Using Threshold Logic.
VLSI Design
2000 (2) (2000)
Ilhan Hatirnaz
,
Frank K. Gürkaynak
,
Yusuf Leblebici
A compact modular architecture for high-speed binary sorting.
ICASSP
(2000)
Ilhan Hatirnaz
,
Frank K. Gürkaynak
,
Yusuf Leblebici
A compact modular architecture for the realization of high-speed binary sorting engines based on rank ordering.
ISCAS
(2000)
Ilhan Hatirnaz
,
Frank K. Gürkaynak
,
Yusuf Leblebici
Realization of a programmable rank-order filter architecture using capacitive threshold logic gates.
ISCAS (1)
(1999)