Login / Signup
Hung-Yi Kuo
Publication Activity (10 Years)
Years Active: 2016-2021
Publications (10 Years): 4
Top Topics
Nm Technology
Metal Oxide Semiconductor
High Voltage
Circuit Design
Top Venues
VLSI Circuits
IEEE Trans. Circuits Syst. I Regul. Pap.
IEEE Trans. Emerg. Top. Comput.
</>
Publications
</>
Chao-Chieh Li
,
Min-Shueh Yuan
,
Chia-Chun Liao
,
Chih-Hsien Chang
,
Yu-Tso Lin
,
Tsung-Hsien Tsai
,
Tien-Chien Huang
,
Hsien-Yuan Liao
,
Chung-Ting Lu
,
Hung-Yi Kuo
,
Augusto Ronchini Ximenes
,
Robert Bogdan Staszewski
A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap.
68 (5) (2021)
Mao-Hsuan Chou
,
Ya-Tin Chang
,
Tsung-Hsien Tsai
,
Tsung-Che Lu
,
Chia-Chun Liao
,
Hung-Yi Kuo
,
Ruey-Bin Sheen
,
Chih-Hsien Chang
,
Kenny C.-H. Hsieh
,
Alvin L.-S. Loke
,
Mark Chen
Embedded PLL Phase Noise Measurement Based on a PFD/CP MASH 1-1-1 ΔΣ Time-to-Digital Converter in 7nm CMOS.
VLSI Circuits
(2020)
Chao-Chieh Li
,
Tsung-Hsien Tsai
,
Min-Shueh Yuan
,
Chia-Chun Liao
,
Chih-Hsien Chang
,
Tien-Chien Huang
,
Hsien-Yuan Liao
,
Chung-Ting Lu
,
Hung-Yi Kuo
,
Kenny Hsieh
,
Mark Chen
,
Augusto Ronchini Ximenes
,
Robert Bogdan Staszewski
, 725fs RMS jitter, 1.8%/V frequency-pushing, 10.8-19.3GHz transformer-based fractional-N all-digital PLL in 10nm FinFET CMOS.
VLSI Circuits
(2016)
Jiann-Liang Chen
,
Yi-Wei Ma
,
Hung-Yi Kuo
,
Chu-Sing Yang
,
Wen-Chien Hung
Software-Defined Network Virtualization Platform for Enterprise Network Resource Management.
IEEE Trans. Emerg. Top. Comput.
4 (2) (2016)