Login / Signup

Simultaneous gate sizing and Vt assignment using Fanin/Fanout ratio and Simulated Annealing.

Tiago ReimannGracieli PosserGuilherme FlachMarcelo O. JohannRicardo Reis
Published in: ISCAS (2013)
Keyphrases