Login / Signup

Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.

Peter DebackerKwangsoo HanAndrew B. KahngHyein LeePraveen RaghavanLutong Wang
Published in: DAC (2017)
Keyphrases