Login / Signup
TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator.
Meng Chiy Lin
Jwu E. Chen
Chung-Len Lee
Published in:
EDAC-ETC-EUROASIC (1994)
Keyphrases
</>
memory efficient
fault diagnosis
fault detection
external memory
simulation model
iterative deepening
orders of magnitude
multiple sequence alignment
path length
multiple faults
destination node
test bed
multi dimensional
endpoints
steady state
integral image
shortest path
neural network