Design of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges.
Kiichi NiitsuNaohiro HarigaiDaiki HirabayashiDaiki OkiMasato SakuraiOsamu KobayashiTakahiro J. YamaguchiHaruo KobayashiPublished in: ASP-DAC (2013)