Login / Signup

Timing and area optimization for standard-cell VLSI circuit design.

Weitong ChuangSachin S. SapatnekarIbrahim N. Hajj
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases