Sign in

Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors.

Lucas RéveilChhandak MukherjeeCristell ManeuxMarina DengFrançois MarcAbhishek KumarAurélie LecestreGuilhem LarrieuArnaud PoittevinIan O'ConnorOskar BaumgartnerDavid Pirker
Published in: VLSI-SoC (2022)
Keyphrases
  • statistical analysis
  • neural network
  • data analysis
  • input output
  • quantitative analysis
  • mathematical analysis