Login / Signup

Reducing Test Power, Time and Data Volume in SoC Testing Using Selective Trigger Scan Architecture.

Shervin SharifiMohammad HosseinabadyPedram A. RiahiZainalabedin Navabi
Published in: DFT (2003)
Keyphrases