Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only).
E. Syam Sundar ReddyVikram ChandrasekharMilagros SashikánthV. KamakotiNarayanan VijaykrishnanPublished in: FPGA (2005)