Novel on-chip circuit for jitter testing in high-speed PLLs.

José Manuel Cazeaux Martin Omaña Cecilia Metra

Published in: IEEE Trans. Instrum. Meas. (2005)

Keyphrases

high speed
low power
packet loss
real time
frame rate
test cases
high speed networks
test suite
software testing
circuit design
focal plane
shift register