Switch-level delay test of domino logic circuits.

Suriyaprakash Natarajan Sandeep K. Gupta Melvin A. Breuer

Published in: ITC (2001)

Keyphrases

logic circuits
low power
high speed
power dissipation
neural network
real time
gate array
signal processing
functional decomposition
tunnel diode