Login / Signup

Interleaving buffer insertion and transistor sizing into a single optimization.

Yanbin JiangSachin S. SapatnekarCyrus BamjiJuho Kim
Published in: IEEE Trans. Very Large Scale Integr. Syst. (1998)
Keyphrases