Login / Signup
3D configuration caching for 2D FPGAs.
Alessandro Cevrero
Panagiotis Athanasopoulos
Hadi Parandeh-Afshar
Philip Brisk
Yusuf Leblebici
Paolo Ienne
Maurizio Skerlj
Published in:
FPGA (2009)
Keyphrases
</>
query processing
data access
web caching
field programmable gate array
database
prefetching
hardware implementation
access patterns
hit ratio
semantic caching