Login / Signup
Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit.
Debashis Bhattacharya
Published in:
VTS (1998)
Keyphrases
</>
hierarchical architecture
high speed
test data
management system
software architecture
real time
embedded systems
hardware software co design
operating system
test cases
network architecture
digital circuits
cmos technology
sigma delta
dynamic random access memory