Login / Signup
Design-In Reliability for 90-65nm CMOS Nodes Submitted to Hot-Carriers and NBTI Degradation.
C. R. Parthasarathy
Alain Bravaix
Chloe Guérin
M. Denais
Vincent Huard
Published in:
PATMOS (2007)
Keyphrases
</>
low cost
artificial intelligence
case study
software architecture
power consumption
computer aided
engineering design
circuit design
e learning
image processing
high speed
shortest path
design process
parallel processing
nm technology