Login / Signup
A design flow to optimize circuit delay by using standard cells and PLAs.
Rajesh Garg
Mario Sanchez
Kanupriya Gulati
Nikhil Jayakumar
Anshul Gupta
Sunil P. Khatri
Published in:
ACM Great Lakes Symposium on VLSI (2006)
Keyphrases
</>
circuit design
power dissipation
digital circuits
design process
software architecture
database
sufficient conditions
knowledge based systems
high speed
image analysis
computer aided
design principles
engineering design
design decisions
case study
website
information systems