Sign in

A design flow to optimize circuit delay by using standard cells and PLAs.

Rajesh GargMario SanchezKanupriya GulatiNikhil JayakumarAnshul GuptaSunil P. Khatri
Published in: ACM Great Lakes Symposium on VLSI (2006)
Keyphrases