A 20-gb/s 256-mb DRAM with an inductorless quadrature PLL and a cascaded pre-emphasis transmitter.

Published in: IEEE J. Solid State Circuits (2006)

Keyphrases