Login / Signup

Evaluation of energy-efficient latch circuits with hybrid tunneling FET and FinFET devices for ultra-low-voltage applications.

Tse-Ching WuChien-Ju ChenYin-Nien ChenVita Pi-Ho HuPin SuChing-Te Chuang
Published in: SoCC (2015)
Keyphrases