Login / Signup
Tse-Ching Wu
Publication Activity (10 Years)
Years Active: 2015-2015
Publications (10 Years): 2
Top Topics
Power Reduction
Logic Circuits
Evaluation Measures
Top Venues
SoCC
ICICDT
</>
Publications
</>
Tse-Ching Wu
,
Chien-Ju Chen
,
Yin-Nien Chen
,
Vita Pi-Ho Hu
,
Pin Su
,
Ching-Te Chuang
Evaluation of 32-Bit carry-look-ahead adder circuit with hybrid tunneling FET and FinFET devices.
ICICDT
(2015)
Tse-Ching Wu
,
Chien-Ju Chen
,
Yin-Nien Chen
,
Vita Pi-Ho Hu
,
Pin Su
,
Ching-Te Chuang
Evaluation of energy-efficient latch circuits with hybrid tunneling FET and FinFET devices for ultra-low-voltage applications.
SoCC
(2015)