• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology.

Fatih HamzaogluKevin ZhangYih WangHong Jo AhnUddalak BhattacharyaZhanping ChenYong-Gee NgAndrei PavlovKen SmitsMark Bohr
Published in: IEEE J. Solid State Circuits (2009)
Keyphrases