Login / Signup
Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition.
Yi-Shao Lai
Ping-Feng Yang
Chang-Lin Yeh
Published in:
Microelectron. Reliab. (2006)
Keyphrases
</>
experimental study
sufficient conditions
neural network
experimental evaluation
high speed
higher level
statistical tests
data sets
low cost
test data
highly reliable
high bandwidth
analog vlsi