Off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3V-level encoder.