Sequential equivalence checking of clock-gated circuits.

Yu-Yun Dai Kei-Yong Khoo Robert K. Brayton

Published in: DAC (2015)

Keyphrases

high speed
neural network
power consumption
delay insensitive
digital circuits
low power
sequential search
real time
consistency checking
logic synthesis
fault models
tunnel diode