Login / Signup

Design optimization Using Symmetric/Asymmetric Spacer for 14 nm Multi-Fin Tri-gate Fin-FET for Mid-Band 5G Applications.

Jyoti PatelShashank BanchhorSurila GuglaniAvirup DasguptaSourajeet RoyAnand BulusuSudeb Dasgupta
Published in: VLSID (2022)
Keyphrases