Login / Signup

A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit.

Sang-Hyun LeeMoon-Sang HwangYoungdon ChoiSungjoon KimYongsam MoonBong-Joon LeeDeog-Kyoon JeongWonchan KimYoung-June ParkGijung Ahn
Published in: IEEE J. Solid State Circuits (2002)
Keyphrases