Login / Signup
A CMOS Fault Tolerant Architecture for Swith-Level Faults.
Cristiana Bolchini
Giacomo Buonanno
Donatella Sciuto
Renato Stefanelli
Published in:
DFT (1994)
Keyphrases
</>
fault tolerant
fault tolerance
distributed systems
load balancing
fault isolation
high availability
fault diagnosis
state machine
analog vlsi
low cost
high speed
fault detection
high assurance
mobile agent system
safety critical
management system
cmos technology
shortest path
artificial intelligence