Login / Signup
A variation aware timing model for a 2-input NAND gate and its use in sub-65 nm CMOS standard cell characterization.
Baljit Kaur
Arvind Kumar Sharma
Naushad Alam
S. K. Manhas
Bulusu Anand
Published in:
Microelectron. J. (2016)
Keyphrases
</>
probabilistic model
mathematical model
formal model
prior knowledge
computational model
experimental data
conceptual model
real time
cost function
high speed
management system
low cost
em algorithm
theoretical analysis
theoretical framework
statistical model