Login / Signup
Event suppression: improving the efficiency of timing simulation for synchronous digital circuits.
Srinivas Devadas
Kurt Keutzer
Sharad Malik
Albert R. Wang
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1994)
Keyphrases
</>
digital circuits
event detection
data flow
simulation model
finite state machines
computational complexity
simulation study
high efficiency
model based diagnosis
databases
edge detection
mathematical model
dynamic systems
evolvable hardware
functional decomposition