Login / Signup

Efficient Low-Latency Multiplication Architecture for NIST Trinomials With RISC-V Integration.

José Luis ImañaLuis PiñuelYao-Ming KuoOscar RuanoFrancisco Garcia-Herrero
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2024)
Keyphrases
  • low latency
  • real time
  • highly efficient
  • virtual machine
  • high bandwidth
  • instruction set
  • data sets
  • databases
  • high speed
  • multi dimensional
  • data distribution
  • hardware architecture
  • massive scale