Sign in

Loop-based interconnect modeling and optimization approach for multigigahertz clock network design.

Xuejue HuangPhillip J. RestleThomas J. BucelotYu CaoTsu-Jae KingChenming Hu
Published in: IEEE J. Solid State Circuits (2003)
Keyphrases