Login / Signup
Area implications of memory partitioning for high-level synthesis on FPGAs.
Luca Gallo
Alessandro Cilardo
David B. Thomas
Samuel Bayliss
George A. Constantinides
Published in:
FPL (2014)
Keyphrases
</>
high level synthesis
memory requirements
parallel architecture
information systems
image processing
machine learning
artificial intelligence
computer vision
expert systems
higher order
low cost
intelligent agents
field programmable gate array