Login / Signup

A 10-Gb/s data-pattern independent clock and data recovery circuit with a two-mode phase comparator.

Hideyuki NosakaKiyoshi IshiiTakatomo EnokiTsugumichi Shibata
Published in: IEEE J. Solid State Circuits (2003)
Keyphrases