Login / Signup

A synthesis method to propagate false path information from RTL to gate level.

Satoshi OhtakeHiroshi IwataHideo Fujiwara
Published in: DDECS (2010)
Keyphrases