Login / Signup
DPA Leakage Models for CMOS Logic Circuits.
Daisuke Suzuki
Minoru Saeki
Tetsuya Ichikawa
Published in:
CHES (2005)
Keyphrases
</>
logic circuits
probabilistic model
low power
low cost
high speed
peer to peer
pattern recognition
massively parallel
tunnel diode