Login / Signup
Low Power Scan Shift and Capture in the EDT Environment.
Dariusz Czysz
Mark Kassab
Xijiang Lin
Grzegorz Mrugalski
Janusz Rajski
Jerzy Tyszer
Published in:
ITC (2008)
Keyphrases
</>
low power
high speed
power consumption
low cost
single chip
real time
vlsi circuits
high power
low power consumption
digital signal processing
logic circuits
vlsi architecture
wireless transmission
cmos technology
mixed signal
power reduction
embedded systems