Login / Signup
A transputer-based gate-level fault simulator.
Gianpiero Cabodi
Silvano Gai
Matteo Sonza Reorda
Published in:
Microprocessing and Microprogramming (1990)
Keyphrases
</>
higher level
levels of abstraction
database
data sets
database systems
test bed
neural network
real world
artificial neural networks
multiresolution
simulation model
lower level
fault detection
failure modes
fault model