An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits.

Aiman El-Maleh Ali Al-Suwaiyan

Published in: VTS (2002)

Keyphrases

logic circuits
data structure
test data
delay insensitive
real time
data sets
objective function
search algorithm
high speed
test cases
statistical tests
asynchronous circuits