A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%-80% Input Duty Cycle for SDRAMs.

Published in: IEEE Trans. Circuits Syst. II Express Briefs (2016)

Keyphrases