Login / Signup

A 0.6-to-1.1V Computationally Regulated Digital LDO with 2.79-Cycle Mean Settling Time and Autonomous Runtime Gain Tracking in 65nm CMOS.

Xun SunAkshat BooraWenbing ZhangVenkata Rajesh PamulaVisvesh Sathe
Published in: ISSCC (2019)
Keyphrases