Logic BIST With Capture-Per-Clock Hybrid Test Points.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2019)