A 10.3125Gb/s Burst-Mode CDR Circuit using a δσ DAC.

Jun Terada Kazuyoshi Nishimura Shunji Kimura Hiroaki Katsurai Naoto Yoshimoto Yusuke Ohtomo

Published in: ISSCC (2008)

Keyphrases

high speed
digital circuits
analog circuits
max csp
machine learning
image processing
multi agent
circuit design
analog vlsi
database
parallel processing
low power
electronic circuits
mixed mode
gallium arsenide