Login / Signup
Computationally Enabled Total Energy Minimization Under Performance Requirements for a Voltage-Regulated 0.38-to-0.58V Microprocessor in 65nm CMOS.
Fahim ur Rahman
Rajesh Pamula
Akshat Boora
Xun Sun
Visvesh Sathe
Published in:
ISSCC (2019)
Keyphrases
</>
silicon on insulator
total energy
high speed
low voltage
power supply
circuit design
cmos technology
energy consumption
low power
ibm power processor
metal oxide
power consumption
data sets
energy efficient
image sensor
minimum energy
low cost
metal oxide semiconductor
nm technology
wireless sensor networks