Sequential Equivalence Checking for Clock-Gated Circuits.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2014)