Sign in

Combining technology mapping and placement for delay-minimization in FPGA designs.

Chau-Shen ChenYu-Wen TsayTingTing HwangAllen C.-H. WuYoun-Long Lin
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases