Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling.
Masanori KurimotoHiroaki SuzukiRei AkiyamaTadao YamanakaHaruyuki OhkumaHidehiro TakataHirofumi ShinoharaPublished in: DAC (2008)